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Copper-filled Solder Openings in Ball Grid Arrays for Reduced Electromigration
ABSTRACT
The high electric currents consumed by today’s microprocessors or other server chips can
cause copper electromigration (undesired displacement of copper atoms) at the contact pads of
the chips. Electromigration can result in the formation of voids, e.g., regions where the
conductive material is partially or fully depleted, leading to malfunction. This disclosure
describes techniques to reduce copper electromigration in integrated circuits by filling in vias for
solder-ball openings with copper. Regions of current crowding at the copper-solder interface are
effectively reinforced with a greater depth of copper, leading to extended device life.
KEYWORDS
● Electromigration
● Copper consumption
● Void formation
● Ball grid array (BGA)
● Solder balls
● Microprocessor malfunction
● Chip malfunction
BACKGROUND
The high electric currents consumed by today’s microprocessors and server chips can
cause copper electromigration- the undesired displacement of copper atoms- at the contact pads
of the chips. Electromigration can result in the formation of voids - regions where the conductive
material is partially or fully depleted- leading to malfunction.
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Fig. 1: Illustration of copper electromigration and void formation

Fig. 1 illustrates the problem of copper electromigration and void formation in ball grid
array (BGA) solder interconnects, traditionally an interconnect susceptible to electromigrationinduced voids. The illustrated cross-section of an integrated circuit (IC) includes alternating
layers of copper (conductive) layers (102) and dielectric layers (104). The IC communicates with
external circuitry through copper contact pads (106), which are electrically coupled (Ohmic
contact) to ball grid array (BGA) solder balls (110). The solder balls can be made of an alloy of
various metals, e.g., tin, silver, copper, etc. A solder mask (108) maintains electrical separation
between copper traces, preventing the formation of solder bridges, and protecting against
oxidation.
In regions that sustain heavy vertical currents (112), copper atoms can migrate at the
copper-solder interface from the copper trace to the solder-ball material. The resulting copper
consumption (114) can cause a void that destroys electrical connectivity between the contact pad
and the solder ball, leading to malfunction.
In regions that sustain heavy horizontal current (116), e.g., electron flow between
adjacent contact pads, the current density, e.g., electron flow per unit cross-sectional area,
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becomes very large at corners where the current changes direction. Such corners sustain heavy
copper electromigration. The resulting copper consumption (118) can cause a void that destroys
electrical connectivity between adjacent contact pads, leading to malfunction.
Some approaches to overcome electromigration include different types of BGA pad
finishes or solder-alloy metallurgy. These work by providing a barrier or by slowing down the
diffusion of copper atoms into the solder material. However, these approaches are found to be
limited in the amount of current they can support. Also, the newer BGA pad finishes or solderalloy metallurgy can reduce board or chip reliability.
DESCRIPTION

Fig. 2: Reducing electromigration and extending device life using copper-filled vias

Fig. 2 illustrates reduction of electromigration and extending device life per the
techniques of this disclosure. Vias for solder-ball openings are filled in with copper (202), such
that regions of current crowding at the copper-solder interface are effectively reinforced with a
greater depth of copper. In particular, vertical current enjoys a greater volume of copper, leading
to slower pad depletion and horizontal current enjoys a greater flow cross-section and a reduced
(or eliminated) copper-solder interface, leading to reduced copper consumption at current-flow
corners.
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Both vertical and horizontal currents spread more uniformly before reaching the coppersolder interface. The techniques reduce electromigration without increasing the thickness of the
entire bottom copper layer, which can have a cascaded design impact. Rather, only the sections
of the bottom copper layer that open to the BGA solder balls are reinforced with extra copper.
The use of copper-filled vias can be combined with other approaches to reducing
electromigration, e.g., improved solder metallurgy, barrier layer to impede electromigration, etc.
The use of copper-filled vias results in an increased current-carrying capacity of the contact pads
of the integrated circuit, in turn enabling greater computing power.

Fig. 3: Manufacturing flow for copper-filled vias that reduce electromigration
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Fig. 3 illustrates an example manufacturing flow for copper-filled vias that reduce
electromigration, per the techniques of this disclosure. After substrate metal-layer patterning (I),
the chip is laminated with a solder mask (green layer, II). The solder mask is essentially a
dielectric and can be of type, for example, organic film, epoxy, etc. For manufacturing
convenience, the two sides of the chip can use different materials as solder masks.
Vias are established on the solder mask (III) using laser drilling or, if the solder mask is
photo-definable, lithography. In preparation for filling the vias with copper, a seed layer of
copper (red outline around the green solder mask) is established (IV). The seed layer of copper
can be deposited using sputtering deposition, wet chemistry, e.g., electroless copper, etc.
The vias are filled with copper using an electrolytic plating process (V). The filled-in
depth of copper in the via can vary, e.g., between 2 and 50 microns. Once the vias are filled, the
seed layer is etched away. The solder balls of the ball grid array are filled in (VI) such that they
electrically couple to the contact pads.
CONCLUSION
This disclosure describes techniques to reduce copper electromigration in integrated
circuits by filling in vias for solder-ball openings with copper. Regions of current crowding at the
copper-solder interface are effectively reinforced with a greater depth of copper, leading to
reduced electromigration and extended device life.

Published by Technical Disclosure Commons, 2020

6

